Research stage
Stage: Rigorous System-level Modeling and Performance Evaluation for Embedded System Design
Ecole Supérieure de Commerce de Pau, 2014
us